arm64:dts:aspeed: Add DIMM devices for SP7#263
Open
Conversation
Add DIMM SPD and PMIC devices to SP& platforms for i3c2 (P0) and i3c3 (P1). The i3c buses will run in i2c mode from BMC side. Tested: - verified in Congo and Morocco Signed-off-by: modolaty <mohsen.dolaty@amd.com>
Collaborator
|
I noticed that most of this is duplicated between the platforms. Should we have a dtsi for the common changes and just include the dtsi when applicable for the specific platform dtses? (not really applicable for this review, but just a thought) |
mahkurap
requested changes
May 6, 2026
Collaborator
mahkurap
left a comment
There was a problem hiding this comment.
There is a typo in the commit message. instead of sp8, it is spelled as sp&.
| #define JESD300_PMIC_I2C_MODE(bus, index, addr) \ | ||
| pmic_ ## bus ## _ ## index: pmic@addr{ \ | ||
| reg = <0x ## addr 0x0 0x40>; \ | ||
| compatible = "eeprom"; \ |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Add DIMM SPD and PMIC devices to SP& platforms for i3c2 (P0) and i3c3 (P1).
The i3c buses will run in i2c mode from BMC side.
Tested: