Skip to content

arm64:dts:aspeed: Add DIMM devices for SP7#263

Open
modolaty wants to merge 1 commit intointeg_sp8from
v081a_pmic_sp7
Open

arm64:dts:aspeed: Add DIMM devices for SP7#263
modolaty wants to merge 1 commit intointeg_sp8from
v081a_pmic_sp7

Conversation

@modolaty
Copy link
Copy Markdown
Collaborator

@modolaty modolaty commented May 6, 2026

Add DIMM SPD and PMIC devices to SP& platforms for i3c2 (P0) and i3c3 (P1).
The i3c buses will run in i2c mode from BMC side.

Tested:

  • verified in Congo and Morocco

Add DIMM SPD and PMIC devices to SP& platforms for
i3c2 (P0) and i3c3 (P1).
The i3c buses will run in i2c mode from BMC side.

Tested:
- verified in Congo and Morocco

Signed-off-by: modolaty <mohsen.dolaty@amd.com>
@amd-knieman
Copy link
Copy Markdown
Collaborator

amd-knieman commented May 6, 2026

I noticed that most of this is duplicated between the platforms. Should we have a dtsi for the common changes and just include the dtsi when applicable for the specific platform dtses? (not really applicable for this review, but just a thought)

Copy link
Copy Markdown
Collaborator

@mahkurap mahkurap left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

There is a typo in the commit message. instead of sp8, it is spelled as sp&.

#define JESD300_PMIC_I2C_MODE(bus, index, addr) \
pmic_ ## bus ## _ ## index: pmic@addr{ \
reg = <0x ## addr 0x0 0x40>; \
compatible = "eeprom"; \
Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

can you try with "none"?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants