GitHub - NTP17/Huge_Matrix_Multiplier: My attempt to design a hardware matrix multiplier (using SystemVerilog) that multiplies very large matrices together, with as low clock cycles and as high clock speed as possible.

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 6 Commits
fastest_512_LowFmax		fastest_512_LowFmax
test cases		test cases
.gitattributes		.gitattributes
Lab 2 Report_EE4449_TT01_231_Nguyễn Trường Phú_2051058.docx		Lab 2 Report_EE4449_TT01_231_Nguyễn Trường Phú_2051058.docx

About

My attempt to design a hardware matrix multiplier (using SystemVerilog) that multiplies very large matrices together, with as low clock cycles and as high clock speed as possible.