Skip to content
View akifejaz's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report akifejaz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
akifejaz/README.md

Hey , I'm Akif Ejaz

Typing SVG

  • Sr. Engineer at 10xEngineers, working on RISC-V software enablement
  • Official Committer at the Eclipse Foundation, maintaining the RV64 & RV32 ports of Eclipse ThreadX
  • Official Maintainer at the seL4 Foundation, maintaining Banana Pi BPI-F3 (SpacemiT K1) board support in the seL4 Microkernel
  • Contributor to the Linux Kernel, with the spi: cadence-quadspi patch merged in v6.20
  • Developer Eclipse Foundation backedup project ATESOR, an agentic AI system for autonomous RISC-V software porting
  • Developer & maintainer of Cloud-V, a RISC-V CI platform (get a free RISC-V machine here)
  • Wrote firmware for RISC-V real hardware: Banana Pi BPI-F3, Milk-V Jupiter, StarFive VisionFive 2
  • Built a RISC-V hardware benchmark platform (see here)
  • Write to teach, technical articles on Linux, Systems & AI

My work

Recent pull requests
Upstream work across ThreadX,
seL4 & the Linux kernel
Blogs on Medium
Technical articles on Linux,
Systems & AI
Publications on ResearchGate
Papers, thesis &
conference talks
Portfolio
Full experience, projects
& contribution log
Cloud-V
RISC-V CI platform with
free machines, 120+ users
ATESOR
Agentic AI for autonomous
RISC-V software porting

Connect

Website LinkedIn Email Medium ResearchGate

Pinned Loading

  1. eclipse-atesor/atesor eclipse-atesor/atesor Public

    Multi-stage Agent for Autonomous RISC-V SW Porting. You can download packages here ↓

    Python 2

  2. riscV-processor riscV-processor Public

    This is simple processor design, based on the RISC instruction set architecture. Used Xilinx Vivado to implement it.

    VHDL 1

  3. gitme gitme Public

    Personalized GitHub Profile for better view of Open-Source Contributions.

    JavaScript 3

  4. HWConv2D HWConv2D Public

    This repo contains the code for 2D Convolution written in System Verilog. It is based on 64 * 64 matrix & 3 * 3 kernel dimentions constrainsts.

    SystemVerilog 4

  5. HwVerification HwVerification Public

    This repo contains the python scripts for MatMul's all modules testing.

    Python