Skip to content

Latest commit

 

History

133 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Sanghyeon Ju | Materials Science & Semiconductor Engineering Portfolio

신소재공학과 전공 및 차세대반도체공학 복수전공 과정에서 진행한 전공 프로젝트, 실험 보고서, TCAD 시뮬레이션, Vivado 기반 디지털 논리 설계, 반도체 공정/소자 관련 학습 기록을 정리한 포트폴리오입니다.

Summary:
This portfolio documents academic projects, lab reports, TCAD simulations, Vivado-based digital logic projects, and learning records in materials science and semiconductor engineering.


Portfolio Page

View Portfolio Page


Main Project Categories

  • Semiconductor device/process projects
  • TCAD-based device simulation
  • Vivado / Verilog digital logic projects
  • AI-based interactive semiconductor learning tools
  • Semiconductor fabrication equipment practice
  • Materials science coursework and lab reports

Linked Projects

Project Period Link
TCAD Dual-Metal-Gate MOSFET Feasibility Study 2026.03–2026.07 Project Page / Repository
TCAD pMOS Process Optimization 2026.03–2026.06 Project Page / Repository
Vivado Verilog Traffic Signal Controller 2026.05 Project Page / Repository
Logic-to-Layout AI Tutor 2026.06–2026.07 Project Page / Web App / Demo / Shared AX Repository

About

Portfolio of materials science and semiconductor device/process engineering projects

Resources

Stars

1 star

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages