Custom standard logic gates and flip-flops cell designed in Cadence Virtuoso using GPDK090 CMOS technology library. Build, testbench and evaluation
-
Updated
Jan 9, 2026 - Verilog
#
gpdk090
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the gpdk090 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gpdk090 topic, visit your repo's landing page and select "manage topics."