Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally verified, and audited against side-channel leakage.
-
Updated
Jul 18, 2026 - Verilog
#
opensiliconhub
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the opensiliconhub topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the opensiliconhub topic, visit your repo's landing page and select "manage topics."