Skip to content
View vortexxip's full-sized avatar
  • VORTEXX IP
  • Kuala Lumpur, Malaysia
  • Joined Jul 3, 2026

Block or report vortexxip

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fixed-point-math-core fixed-point-math-core Public

    Synthesizable fixed-point mathematics core (Q16.16) written in Verilog, optimized for AMD Xilinx 7-Series FPGAs

    Verilog 1